

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1-17. (Previously Canceled)

18. (Currently Amended) A nonvolatile semiconductor memory device comprising:

61 a semiconductor substrate;

shallow trench isolation layers which are strip shaped, extending in one direction, and embedded in a surface of said semiconductor substrate with predetermined intervals, a strip-shaped memory region being formed between two adjacent shallow trench isolation layers, and two adjacent memory regions being isolated by one of said shallow trench isolation layers;

memory transistors formed in each of said memory regions to perform nonvolatile storage of data, each memory transistor including:

a floating gate which is formed on said semiconductor substrate via a first gate insulating layer,

a control gate which is formed on said floating gate via a second gate insulating layer, and is strip-shaped, said control gate extending in another direction perpendicular to said one direction, and said control gate being common to said memory transistors, and

two source/drain diffusion layers formed on the surface of said semiconductor substrate;

sidewalls formed of a first silicon nitride layer, and covering both sides of said floating gate and said control gate of each of said memory transistors, said

sidewalls being formed via an oxide layer serving as a stopper at the time of the etching for forming said sidewalls; and

GI layers formed of a second silicon nitride layer each covering at least upper surfaces of said control gate and surfaces of said sidewalls of each of said transistors, said each layer being removed by etching so as not to exist on said source/drain diffusion layers, so that the source/drain diffusion layers are exposed, wherein said nonvolatile semiconductor memory device, further comprising silicide layers formed on the surfaces of said control gate and said source/drain diffusion layers in each of said memory transistors, wherein in each of said memory transistors, one of the two source/drain diffusion layers is connected to a bit line via said silicide layer, and the other is connected to a common source line via said silicide layer, wherein said nonvolatile semiconductor memory device further comprises strip-shaped common source lines extending in said another direction, said each common source line being embedded in an interlayer insulation film between adjacent two of said control gates, the bottom surface of each said common source line being connected to said silicide layers which are formed on the surface of said others of said two source/drain diffusion layers and which are arranged in said another direction.

19. (Canceled).

20. (Canceled)

21. (Previously Added) The nonvolatile semiconductor memory device according to claim 18, further comprising at least one of a low-voltage MOS transistor and a high-voltage MOS transistor formed as a periphery circuit.